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Abstract. This paper presents a 1.28 MHz ultra-low-
power oscillator with temperature and process compensa-
tion. It is very suitable for clock generation circuits used in 
ultra-high-frequency (UHF) radio-frequency identification 
(RFID) transponders. Detailed analysis of the oscillator 
design, including process and temperature compensation 
techniques are discussed. The circuit is designed using 
TSMC 0.18μm standard CMOS process and simulated with 
Spectre. Simulation results show that, without post-fabrica-
tion calibration or off-chip components, less than 3% 
frequency variation is obtained from –40 to 85°C in three 
different process corners. Monte Carlo simulations have 
also been performed, and demonstrate a 3σ deviation of 
about 6%. The power for the proposed circuitry is only 
1.18 µW at 27°C. 
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1. Introduction 
The passive ultra-high-frequency (UHF) radio fre-
quency identification (RFID) technology has gained more 
and more attention due to its long operating range and low 
cost. In UHF RFID applications, minimizing power is 
given first priority since the entire transponder is powered 
from the incident radio frequency (RF) power. Complying 
with standard is another important issue that needs to be 
considered. A major UHF RFID standard is the electronic-
product-code Class-1 Generation-2 (EPC C1G2) standard 
[1] which ensures reliable data rates and good performance 
of RFID applications. The EPC C1 G2 transponder needs 
a system clock of at least 1.28 MHz; the tolerance of the 
oscillator frequency is determined by the baseband proces-
sor variation-tolerant design [2] and the tolerance of the 
tag-to-interrogator link frequency defined in EPC C1 G2. 
This is challenging to achieve a low-power dissipation and 
frequency stability against variations in process, power 
supply, and temperature (PVT) at the same time.  
Several ultra-low-power oscillators for UHF RFID 
have been reported in literature. In [3], a frequency stable 
relaxation oscillator is designed based on the mutual com-
pensation of carrier mobility, capacitor and thermal voltage. 
However, the power to frequency ratio is still too large to 
be used in RFID transponder. Moreover, the NPN band-
gap reference used in [3] requires a high value resistor to 
achieve low-current operation, and this result in a larger 
die area. In [4], two variants of low-power ring oscillator 
are designed and compared. The second variant shows 
acceptable process deviation for UHF RFID transponder. 
However the temperature feature is neglected and the gen-
eration of control current is unmentioned but assumed 
constant. Another oscillator for RFID transponder was 
reported in [5], a novel design was proposed to minimize 
the supply voltage and thus power consumption. However, 
the frequency variation over process and temperature is not 
mentioned. Overall, most of the reported ultra-low-power 
oscillators cannot achieve both temperature and process 
insensitive at the same time. The majority of existing PVT 
stable clock generator designs are based on either PVT 
compensation techniques [6-8] or digital calibration [9]. 
The former suffers from huge power consumption due to 
the complexity of topology. The latter relies on the com-
parison of the received RF signal’s data rate and the on-
chip clock frequency. However, the received signal’s data 
rate is often not fixed. For instance, there are three possible 
values of the data rate according to the EPC C1 G2 stan-
dard. Therefore, an additional sampling-oscillator is re-
quired to determine the data rate, which increases power 
consumption. In this paper, we present an ultra-low-power 
CMOS oscillator with temperature and process compensa-
tion. By using a sub-threshold voltage reference and 
a simple compensation circuitry, the oscillator’s frequency 
is insensitive to the variations of PVT, and the power for 
the proposed circuitry is only 1.18 µW under typical 
operating condition. Such oscillator can be used as a clock 
circuit in a passive UHF RFID transponder for EPC C1 G2 
standard. The proposed design strategy is also suitable for 
on-chip clock generation in other low-power systems. 
The rest of paper is organized as follows: Section 2 
demonstrates the system architecture of the oscillator; Sec-
tion 3 describes the detail circuit analysis and design con-
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siderations of main blocks. Simulation results are presented 
in Section 4. Section 5 concludes this paper. 
2. System Architecture 
Fig. 1 shows the block diagram of the presented oscil-
lator system, which is based on a ring oscillator structure. 
Since the passive RFID transponder employs a rectifier to 
convert incident RF wave to DC voltage for power supply, 
the output voltage of the rectifier will vary widely when 
changing the distance between tag and reader. Therefore, 
a voltage regulator, as shown in Fig. 1, is employed to gen-
erate constant DC voltages independent of the incident RF 
power. Two output voltages of the regulator, Vdd (about 
1 V) and Vp (about 1.8 V), serve as a supply and a process 
variation monitor, respectively. Vp is supplied to the tem-
perature and process compensation circuit. The output of 
the compensation circuit is a bias voltage, Vctrl, which sta-
bilizes the frequency of oscillation by varying the bias 
current of the ring oscillator adaptively. The output of the 
oscillator is converted to a full swing rail-to-rail clock 
signal by a two-stage buffer. 
 
Fig. 1. Block diagram of the proposed oscillator. 
3. Circuit Blocks 
3.1 Oscillator 
The reference frequency is created by a ring oscillator 
with three inverter delay stages as shown in Fig. 2. The 
oscillator has no capacitors and works with parasitic ca-
pacitances. The bias current, Ibias, controlled by the gate 
voltage of M11, Vctrl, tunes the oscillation frequency. To 
decrease the sensitivity of the bias current to the supply, 
a degenerating resistor, Rd, is used to increase the output 
impedance of the current sink. The resistor Rd is imple-
mented by two types of resistors, poly resistors and N-well 
resistors, which have opposite temperature dependency. 
Therefore, by changing the proportion of the poly resistors 
and N-well resistors, we can fine adjust the temperature 
coefficient of the bias current to obtain a better compensa-
tion. The time delay of each delay stage is given by [10] 
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where Cp is parasitic capacitances, Vdsp is the drain-source 
voltage of M2~M4. Assuming a high W/L ratio of 
M1~M4, Vdsp can be neglected, then (1) can be simplified 
as 
 p ddd
bias
C V
t
I
  .   (2) 
The relationship between the bias current and Vctrl can 
be expressed as 
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By combining (2) and (3), the frequency of the 
oscillator can be expressed as a function of Vctrl:  
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Fig. 2. Schematic of the ring oscillator. 
 
Element Size 
M11 4μm/11μm 
M1~M4 1μm/10μm 
M5~M7 4.5μm/2.7μm 
M8~M10 0.92μm/2.7μm 
Rd 1.38MΩ poly resistor and 0.42MΩ N-well resistor 
Tab. 1. Key element parameters of oscillator. 
The circuit has been implemented in TSMC 0.18μm 
standard CMOS technology. The threshold voltage of the 
MOS transistors is about 450 mV. The oscillator is 
supplied with Vdd, which is 1 V under typical condition. 
The bias current Ibias is nominally set at 200 nA by the 
control voltage Vctrl. The key element design parameters of 
the oscillator are summarized in Tab. 1. 
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Fig. 3. Schematic of the voltage regulator. 
 
3.2 Voltage Regulator 
The voltage regulator, shown in Fig. 3, is based on 
a low-power sub-threshold MOSFETs reference [11]. The 
voltage reference consists of MOSFETs operated in the 
sub-threshold region and uses no resistors, therefore having 
a less power dissipation and smaller die occupation com-
pared to the bandgap reference used in [6]. The reference 
voltage, Vref is equal to Vth0 the extrapolated threshold volt-
age of a MOSFET at absolute zero temperature. Hence, Vref 
is independent of temperature, but contains the process 
corner information. The op-amp stages boost this reference 
level to Vdd (1 V under typical conditions) and Vp (1.8 V 
under typical conditions) serving as the power supply of 
the system and the process variation monitor, respectively. 
3.3 Compensation Circuit 
To maintain the oscillator frequency constant, Vctrl 
must be changed with temperature and process variations 
adaptively. By rearranging (4), one can get the following 
relationship between Vctrl and f:  
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Vdd is determined by the voltage divider and reference 
voltage and hence can be expressed as 
 0dd ref thV A V A V      (6) 
where A is the factor of proportionality determined by the 
voltage divider. In addition, the temperature dependences 
of the threshold voltage, the mobility of the charge carriers, 
the junction capacitance and the oxide capacitance can be 
approximately given by [12] 
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where κVt, κCp, and κCox are the temperature coefficients and 
are all negative.  
By combining (5) ~ (7), one can get the expression of 
Vctrl: 
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Since the temperature coefficients (κVt, κCp, and κCox) 
are quite small, the contribution of higher order terms are 
small, such terms can be neglected. With this approxima-
tion, (8) can be simplified as 
 ctrlV X Y T      (9) 
where X and Y are influenced by process parameters, and 
are given by 
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It can be seen that Y is negative. In other words, the 
temperature coefficient of Vctrl is negative, and this can be 
supplied by Vgs of a diode-connected MOSFET working in 
sub-threshold regime. Furthermore, the process variation 
trend of the required Vctrl is in agreement with that of the 
threshold voltage of MOSFET. As stated above, the refer-
ence voltage equals to the threshold voltage of MOSFETs 
at 0 K. Therefore, Vp can be used for process compensa-
tion. Fig. 4 shows the schematic of the compensation cir-
cuit. A diode-connected NMOSFET M12 is used to adjust 
the temperature coefficient of Vctrl. Resistors R1 and R2 are 
used to divide Vp into certain proportion so that Vctrl satis-
fies (9) across multiple process corners. The expression for 
Vctrl generated by the compensation circuit is given by 
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Fig. 4. Schematic of the compensation circuit. 
Fig. 5 shows the required and simulated plots of Vctrl 
versus temperature for various process conditions. It can be 
seen that the compensation circuit provides an excellent fit 
to Vctrl for all process conditions and temperature varia-
tions. The temperature coefficient of Vctrl shows a slight 
nonlinearity due to the curvature of the voltage reference’s 
temperature coefficient.  
 
Fig. 5. Required and simulated Vctrl versus temperature plots. 
4. Simulation Results 
The layout of the proposed circuit is shown in Fig. 6. 
The post-simulation of the proposed circuit has been done 
by using Spectre. Simulation results predict that the pro-
posed oscillator generates a clock signal at about 
1.28 MHz. Under the typical process corner, the power 
consumption of the proposed circuit is 1.18 μW at 27°C.  
 
Fig. 6. Layout of the proposed oscillator. 
Fig. 7(a) shows the oscillation frequency with respect 
to the temperature for various process conditions. Simula-
tion results show a nominal frequency of 1.28 MHz, and 
a worst-case variation of 3% in its output frequency over 
a temperature range of –40 to 85°C and for three different 
process conditions. As comparison, Fig. 7(b) demonstrates 
the simulation results of a variant for this oscillator which 
implements Rd with poly resistors only. Obviously, our 
proposed method of fine adjustment with hybrid resistors 
achieves less frequency dependence on temperature. 
Fig. 7(c) shows a plot of the temperature and process varia-
tion of frequency for the uncompensated systems (with 
a fixed Vctrl). It may be observed that in the uncompensated 
scheme, the frequency variation with temperature and proc-
ess is much larger even though the bias voltage is fixed. 
In addition, Monte Carlo simulations have been per-
formed at 27°C, and the results are shown in the histogram 
of Fig. 8. Simulation results show a mean value of the 
oscillation frequency of 1.284 MHz and a standard devia-
tion of 27.6461 kHz, leading to a 3σ deviation of about 6%.  
Tab. 2 compares the performance of the proposed 
circuit with that of previous designs. We can note that the 
proposed oscillator takes into account the variation of both 
process and temperature, and achieves outstanding balance 
between the clock accuracy and the power consumption. 
The variation of frequency is acceptable for several 
applications, such as RFID transponders or biomedical 
applications, but larger than that of the circuits in [6], [13]. 
However these circuits have the drawback of higher 
circuitry complexity and power consumption, compared to 
our proposed solution. The oscillators presented by [3-5] 
achieve low power. However, as is mentioned early, they 
don’t fully consider the temperature and process variation. 
As a result, system may not work as frequency drifting in 
some temperature and process corners. 
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(a)                                                                         (b)             (c) 
Fig. 7. Simulated frequencies versus temperature under different process corners. (a) Compensated oscillator. (b) The variant with poly 
resistors only. (c) Uncompensated oscillator with a fixed Vctrl.  
 
Reference [6] [13] [3] [4] [5] This work 
Process (µm) 0.25 0.18 0.35 0.14 0.13 0.18 
Frequency (MHz) 7 30 0.08 1.28 1.52 1.28 
Power (µW) 1500 220 1.14 0.44 0.32 1.18 
Temp range (°C) -40~125 -40~125 0~80 N/A N/A -40~85 
Worst case variation 
(process & temperature, simulation results) ±1.7% ±2% N/A N/A N/A ±3% 
3σ deviation 
(From Monte Carlo simulation) N/A N/A 11.85% 8% N/A 6% 
Die area(mm2) 1.6 0.0144 0.24 N/A 0.0134 0.0137 
Tab. 2. Oscillator specification comparison with references. 
 
Fig. 8. Monte Carlo simulation with process variations and 
mismatches. 
5. Conclusion 
An ultra-low-power oscillator with temperature and 
process compensation has been presented. The proposed 
oscillator is for the clock generation of an EPC C1 G2 
transponder. The whole circuit consumes only 1.18 µW for 
a clock centered at 1.28 MHz. According to the simulation, 
the overall frequency variation is within 3% when con-
sider three process corners and temperature ranging from –
40 to 85°C. The proposed design strategy can also be used 
in the design of on-chip clock generation for other low-
power systems, such as wireless sensors or implantable 
electronic devices. 
Acknowledgments 
This work was financial supported by Guangdong 
Key Science and Technology Special Project (No. 
2008A090300001). 
References 
[1] EPCTM Radio-Frequency Identity Protocols Class-1 Generation-2 
UHF RFID Protocol for Communications at 860 MHz - 960 MHz 
Version 1.2.0., 2008. 
[2] WANG, Z., MAO, L. CHEN, L., LI, L., TIAN, J., WANG, Z. 
Design of a passive UHF RFID transponder featuring a variation-
tolerant baseband processor. In Proc. 4th IEEE Int. Conf. on RFID. 
Orlando (FL, USA), Apr. 2010, p. 61-68. 
[3] VITA, G. D., MARRACCINI, F., IANNACCONE, G. Low-volt-
age low-power CMOS oscillator with low temperature and process 
sensitivity. In Proc. IEEE International Symposium on Circuits 
and Systems. New Orleans (USA), May 2007, p. 2152-2155. 
[4] CILEK, F., SEEMANN, K., BRENK, D., ESSEL, J., HEIDRICH, 
J., WEIGEL, R., HOLWEG, G. Ultra low power oscillator for 
UHF RFID transponder. In Proc. 2008 IEEE International 
Frequency Control Symposium, May 2008, p. 418-421. 
[5] BARNETT, R., LIU, J. A 0.8V 1.52MHz MSVC relaxation oscil-
lator with inverted mirror feedback reference for UHF RFID. In 
Proc. 2006 IEEE Custom Integrated Circuits Conference. Sept. 
2006, p. 769-772. 
[6] SUNDARESAN, K., ALLEN, P. E., AYAZI, F. Process and 
temperature compensation in a 7-MHz CMOS clock oscillator. 
IEEE J. Solid-State Circuits, Feb. 2006, vol. 41, no. 2, p. 433-441. 
510 YAO WANG, JIAXIN LIU, LIANGBO XIE, GUANGJUN WEN, AN ULTRA-LOW-POWER OSCILLATOR … 
[7] ZHANG, X., APSEL, A. B. A low-power, process-and-tempera-
ture-compensated ring oscillator with addition-based current 
source. IEEE Trans. Circuits Syst. I, Reg. Papers, May 2011, vol. 
58, p. 868-878. 
[8] LAKSHMIKUMAR, K. R., MUKUNDAGIRI, V., GIERKINK, S. 
L. J. A process and temperature compensated two-stage ring 
oscillator. In Proc. IEEE Custom Integrated Circuits Conference 
(CICC). Sept. 2007, p. 691-694. 
[9] CHAN, C. F., PUN, K. P., LEUNG, K. N., GUO, J., LEUNG, L. 
K. L., CHOY, C. S. A low-power continuously-calibrated clock 
recovery circuit for UHF RFID EPC class-1 generation-2 
transponders. IEEE J. Solid-State Circuits, March 2010, vol. 45, 
no. 3, p. 587-599. 
[10] RAZAVI, B. Design of Analog CMOS Integrated Circuits. New 
York: McGraw-Hill, 2000.  
[11] UENO, K., HIROSE, T., ASAI, T., AMEMIYA, Y. A 300 nW, 15 
ppm/°C, 20 ppm/V CMOS voltage reference circuit consisting of 
subthreshold MOSFETs. IEEE J. Solid-State Circuits, July 2009, 
vol. 44, no. 7, p. 2047-2054. 
[12] PIERRET, R. F. Semiconductor Device Fundamentals. Massachu-
setts: Addison-Wesley, 1996. 
[13] TANG, J., FANG, T. Temperature and process independent ring-
oscillator using compact compensation technique. In Int. Conf. on 
ASID. Guiyang (China), Aug. 2008, p. 49-52. 
About Authors ... 
Yao WANG was born in Henan, China, in 1983. He re-
ceived his M.S. degree from Zhengzhou University in 
2009, and is currently pursuing the Ph.D. degree at the 
University of Electronic Science and Technology of China 
(UESTC). His research interests include ultra-low-power 
analog and mixed-signal integrated circuits and power 
management systems, with a major focus on RFID devices. 
Jiaxin LIU was born in Henan, China, in 1988. He re-
ceived his B.S. degree from the Shandong University in 
2010, and is currently studying for the M.S. degree at the 
University of Electronic Science and Technology of China 
(UESTC). His research interests include ultra-low-power 
analog and high efficiency power harvester. 
Liangbo XIE was born in Sichuan, China, in 1985. He 
received his B.S. and M.S. degree from Chongqing Univer-
sity in 2007 and 2010, respectively, and is currently pursu-
ing the Ph.D. degree at the University of Electronic Sci-
ence and Technology of China (UESTC). His research 
interests include low-power digital circuits and anti-colli-
sion algorithm. 
Guangjun WEN was born in Sichuan, China, in 1964. He 
received his B.S. and M.S. degrees from Chongqing 
University in 1986 and 1995, respectively, and the Ph.D. 
degree from the University of Electronic Science and Tech-
nology of China (UESTC). He is currently a professor of 
School of Communication and Information Engineering, 
UESTC, Chengdu, China. His research interests include 
ultra-low-power analog and mixed-signal integrated cir-
cuits, MMIC and wireless communication circuits. 
 
 
 
